A. Bardsley and D. A. Edwards, “The Balsa asynchronous circuit synthesis system,” in Forum on Design Languages, Sep. 2000.
 S. Golubcovs, W. Vogler, and N. Kluge, “STG-based resynthesis for balsa circuits,” in Proceedings of the 2013 13th International Conference on Application of Concurrency to System Design, ser. ACSD ’13. Washington, DC, USA: IEEE Computer Society, 2013, pp. 140–149.
 N. Kluge and R. Wollowski, “Optimising bundled-data balsa circuits,” to appear in Asynchronous Circuits and Systems (ASYNC), 2016 22nd IEEE International Symposium on, May 2016.
 A. Alekseyev, V. Khomenko, A. Mokhov, D. Wist, and A. Yakovlev, “Improved parallel composition of labelled Petri nets,” in Proceedings of the 2011 Eleventh International Conference on Application of Concurrency to System Design, ser. ACSD ’11, 2011, pp. 131–140.
 J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, “Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers,” IEICE Transactions on Information and Systems, vol. E80-D, no. 3, pp. 315–325, 1997.
 V. Khomenko, M. Koutny, and A. Yakovlev, “Detecting state coding conflicts in stg unfoldings using sat,” in Application of Concurrency to System Design, 2003. Proceedings. Third International Conference on, June 2003, pp. 51–60.
 W. Vogler and R. Wollowski, Concurrency and Hardware Design: Advances in Petri Nets. Berlin, Heidelberg: Springer Berlin Heidelberg, 2002, ch. Decomposition in Asynchronous Circuit Design, pp. 152–190.
 S. Golubcovs and W. Vogler, “Decomposing Balsa-STGs (working notes),” Institute of Computer Science, University of Augsburg, Tech. Rep., 2014.
 M. Schaefer, D. Wist, and R. Wollowski, “Desij–enabling decomposition-based synthesis of complex asynchronous controllers,” in Application of Concurrency to System Design, 2009. ACSD ’09. Ninth International Conference on, July 2009, pp. 186–190.
 J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, Logic synthesis of asynchronous controllers and interfaces, ser. Advanced Microelectronics. Springer-Verlag, 2002.
 P. Siegel and G. De Micheli, “Decomposition methods for library binding of speed-independent asynchronous designs,” in Proceedings of the 1994 IEEE/ACM International Conference on Computer-aidedDesign, ser. ICCAD ’94, 1994, pp. 558–565.
 R. L. Rudell, “Multiple-valued logic minimization for pla synthesis,” EECS Department, University of California, Berkeley, Tech. Rep. UCB/ERL M86/65, 1986. [Online]. Available: www.eecs.berkeley.edu/Pubs/TechRpts/1986/734.html