Summary

- The new generation of Intel Xeon Phi is no longer a coprocessor, but can run existing programs as a stand-alone processor. Fast MCDRAM with 400+ GB/s is used to speed up calculations.
- Additional companies, including HPE, Samsung, IBM, and Fujitsu are working on their own Non-Volatile Memory solutions. We give an overview over existing and upcoming technologies.
- AMD gives some more information about upcoming server processor, which they hope can compete with Intel.
- IBM’s new Power9 processor comes in Scale-Up and Scale-Out versions. Fast connections to external accelerators become increasingly important for IBM.

Intel releases new Xeon Phi Processor

With the new Xeon Phi “Knights Landing” processor, Intel released a new type of processor aimed at accelerating massively parallel operations, such as those occurring in the AI or HPC world. Compared to Intel’s previous Xeon Phi “Knights Corner” accelerator PCIe card, the new Xeon Phi brings a number of significant changes. It can now be used as a stand-alone machine, booting a regular Linux and can, due to its x86 support, execute existing programs without any modification needed. Intel claims that executing existing binaries will already come with a performance advantage, but recompilation or optimization for the new platform are needed for full performance.
From a hardware perspective, an interesting aspect is the inclusion of on-package High-Bandwidth Memory. The so-called MCDRAM (Multi-Channel DRAM) can deliver a performance of 400+ GB/s. Additionally, regular DRAM can be connected, but only with a throughput of 90+ GB/s [XP2]. These two types of memory can be used in three different ways: In “cache” mode, the faster MCDRAM acts as a transparent cache for the larger DRAM, in “flat” mode, it is exposed to the programmer side-by-side with DRAM so that the programmer can decide if data is to be placed on fast or slow memory, and in “hybrid” mode, some of the memory is used as a cache and the rest is exposed to the programmer.

One processor holds 72 CPU cores at 2400 MHz, 16 GB of MCDRAM, and can support up to 384 GB of DRAM. To scale beyond this, the Xeon Phi can be embedded into a network by using the integrated Omni-Path adapter. However, multi-socket setups are not possible, also because the cache coherence traffic of the fast MCDRAM could not be supported by the existing QPI interconnect [XP3].

Figure 2: Preliminary Performance Comparison of Xeon Phi (KNL) compared to regular CPU [XP2]

Intel is marketing the Xeon Phi as a “server-class” processor, but appears hesitant to differentiate it from its regular Xeon line of server CPUs. An early comparison using different benchmarks is shown above. It compares the relative performance of a Xeon Phi Knights Landing (KNL) processor with two mid-range Xeon processors of the previous Haswell generation. The Xeon Phi appears to have a 2-3x advantage over regular processors when it comes to highly parallelizable workloads that heavily use a limited amount of memory. Comparing its specifications to the best available Xeon CPU also shows its advantages and its limitations.
Figure 3: Comparison of regular Xeon CPU (left) to Xeon Phi (right) [XP4]

Independent comparisons to its competitors in the GPU world, such as Nvidia’s Tesla GPU are not yet available.

**Non-Volatile Memories**

More and more companies are entering the NVM market in one way or the other. Especially at the Flash Memory Summit in August, many new advances were presented. The following tables are meant to give an overview of the most relevant technologies that are currently discussed:

<table>
<thead>
<tr>
<th>Technology</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>NAND-backed DRAM</strong></td>
<td>Not a new technology, but a combination of existing DRAM with NAND flash as used in SSDs, but attached via the memory bus. A controller transparently moves data between fast DRAM and SSD, ensuring its persistency. Batteries or capacitors are used to ensure complete write-back. Some overhead compared to DRAM, especially in write-heavy applications but faster than writing to SSD. More expensive, because data is stored twice.</td>
</tr>
<tr>
<td><strong>MRAM</strong></td>
<td>Stores information using magnetic fields. Potentially faster speeds than DRAM. Better endurance (sustainable number of writes) than other technologies.</td>
</tr>
<tr>
<td><strong>NRAM</strong></td>
<td>Uses carbon nanotubes for storage. By applying voltage to the tubes, contact between two tubes can be established or removed. This can be used to store data. Supposed to have a lower latency than DRAM, because the material changes can be performed in picoseconds – a speed at which the DRAM interface becomes the limiting factor [NV1].</td>
</tr>
<tr>
<td><strong>Memristor / ReRAM</strong></td>
<td>The Memristor is said to be a fourth fundamental circuit element, in which electric charge and magnetic flux are combined.</td>
</tr>
<tr>
<td><strong>PCM</strong></td>
<td>Phase-change memory uses an electric current to change the phase (amorphous or crystalline) of a special type of glass. This phase can be read to retrieve the data. Current challenges are the write endurance and the latency.</td>
</tr>
</tbody>
</table>
From a market perspective, the following companies are involved. Some smaller companies have been left out, especially if their announcements have not been substantiated.

<table>
<thead>
<tr>
<th>Companies</th>
<th>Technology</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>HPE “NVDIMM”</strong></td>
<td>NAND-backed DRAM</td>
<td>● Shipped in Proliant Servers, up to 8GB, 3x more expensive than DRAM [NV2, NV3].</td>
</tr>
<tr>
<td><strong>Viking “ArxCis”</strong></td>
<td>NAND-backed DRAM</td>
<td>● Available in 8GB and 16GB versions, no news since 08/15.</td>
</tr>
<tr>
<td><strong>Everspin</strong></td>
<td>MRAM</td>
<td>● Available in 32MB, 35 ns read/write cycle (3x slower than DRAM, but claimed to be faster than 3D XPoint), very small capacity [NV4].</td>
</tr>
<tr>
<td><strong>Netlist (+ Samsung) “HybriDIMM”</strong></td>
<td>NAND-backed DRAM</td>
<td>● Product announced in 08/16; other than above DRAM+NAND technologies, HybriDIMM uses NAND flash also to expand capacity, transparently prefetching data to DRAM; up to 512 GB NAND + 16 GB DRAM per module. Can be used in place of regular DlMMs without a special BIOS [NV5]. Cost around 20% of regular DRAM price for same capacity [NV6].</td>
</tr>
<tr>
<td><strong>Intel + Micron “3D XPoint”</strong></td>
<td>classified</td>
<td>● The most-discussed product at the moment. SSD versions announced by Micron (“QuantX”) and Intel (“Optane”) for this year, to be 10x faster but 4x more expensive than existing SSDs [NV7,NV8]. At a later point, a version that is directly attached to the memory bus will bring a better performance, but still higher latency than DRAM.</td>
</tr>
<tr>
<td><strong>Samsung</strong></td>
<td>Z-NAND</td>
<td>● Competing against 3D XPoint, Samsung just announced a new “Z-SSD”, which uses optimized NAND flash to reach a performance “comparable to the new Micron Quantx products” at a lower cost [NV9]. However, this only competes against the SSD versions, and is unlikely to be available as a DIMM.</td>
</tr>
<tr>
<td><strong>Fujitsu + Nantero</strong></td>
<td>NRAM</td>
<td>● Fujitsu has licensed NRAM technology from previously less known Nantero. It claims to be scalable even better than NAND flash with speeds better than current DRAM. A first product is planned for 2018 [NV10].</td>
</tr>
<tr>
<td><strong>Western Digital</strong></td>
<td>ReRAM</td>
<td>● 3D ReRAM announced in 08/16 to be used in upcoming SSDs, “universal memory” not before 2020 [NV11,NV12].</td>
</tr>
<tr>
<td><strong>Viking + Sony</strong></td>
<td>ReRAM</td>
<td>● Collaboration announced in 08/15, no</td>
</tr>
</tbody>
</table>
Several vendors are also working on technologies that can bring non-volatile memory to the area of storage appliances. The standard, called NVMf for “NVMe [Non-Volatile Memory express] over Fabrics”, makes it possible to access SSD-like non-volatile memory via RDMA [Remote Direct Memory Access]-enabled networks, such as Infiniband. In a first experiment, using NVMf for a MySQL cluster, an improvement of 2.5x over existing flash arrays with a transactional latency of 14.3ms have been measured [NV14].

**Processors**

**More information on AMD Zen released**

AMD is slowly releasing more information about their upcoming Zen platform, which is considered to be their last hope for reentering the x86 server market. The server versions of the processor, codenamed Naples, are schedule for Q2 ’17. They will feature 32 cores and, first for AMD, use SMT2 (i.e., two threads per core). Compared to previous AMD architectures, a 40% higher IPC (Instructions per Cycle) is promised. Also, AMD claims a better performance than comparable Intel Broadwell processors, but does not provide numbers or a comparison to Skylake [PR1,PR2].

**Power9**

IBM gave more information about their upcoming Power9 processor, which is to be released in the second half of 2017. As mentioned before, two types will be marketed: A Scale-Out (SO, optimized for two sockets) and a Scale-Up version (SU, for multi-socket systems). The SO version supports up to 4 TB directly attached memory with a bandwidth of up to 120 GB/s. The SU version can handle 8 TB, which, due to buffering, can be accessed with up to 230 GB/s at the cost of a higher latency. Also new is the information that both SMT8 (12 cores with 8 threads per core) and SMT4 (24 cores with 4 threads per core) variants will be available [PR3]. This may be due to the fact that the additional threads only brought 7% of additional performance in the Power8 architecture.
A key feature is also the new “Blue Link” interconnect that is supposed to be a faster option for attaching GPUs and other accelerators than PCIe. These are likely to be IBM’s proposal for the CCIX standard – an open standard for a cache-coherent interconnect between CPUs and other hardware [PR4].

This appears to be part of a broader strategy: “As we’re moving into the post-Moore’s law era, you can’t just […] make the general-purpose processor faster,” said Bill Starke, IBM Distinguished Engineer. “It’s our believe that you’re going to see more and more specialized silicon. That can be in the form of on-chip acceleration, but as you can see from our approach, we tend to believe it’s more flexible and deployable with off-chip acceleration. Obviously it requires extreme bandwidth, low-latency, and tight integration with your main processor complex, but that’s where we see the future of computing going and you see us putting very strong investments in these directions” [PR3].

**Kaby Lake**

Intel released the first notebook processors from its 14nm Kaby Lake generation, successor to Skylake. Desktop CPUs are announced for January, but server CPUs are not yet officially announced. For desktop workloads, Intel claims a perfor-
mance increase between 10% and 20% [PR5], partially due to slightly higher frequencies.

**Newsflash**

**Intel releases Silicon Photonics**

Intel released the first two products using Silicon Photonics, an upcoming technology that transmits data using light in glass fibers. Unlike traditional fiber optics, however, Silicon Photonics can produce the laser signals directly on chip, without the need for additional optics. This greatly simplifies the production process and size, thus enabling light-based interfaces that are an immediate part of the CPU [NF1].

**References**


[NV8] http://www.theregister.co.uk/2016/08/12/xpoint_fails_to_match_intels_claims/
[NV10] http://www.theregister.co.uk/2016/08/31/nram_dev_nantero_signs_fujitsu/
[NV12] http://www.theregister.co.uk/2016/08/16/wd_says_resistance_is_not_futile/
[NV14] http://www.theregister.co.uk/2016/09/01/mangstor_and_mellanox_nvmef_review_finds_it_speedy/

[PR1] http://www.theregister.co.uk/2016/08/18/amd_zen_latest/
[PR3] https://www.hpcwire.com/2016/08/30/ibm-unveils-power9-details/