

Memory Hierarchy & The New Bottleneck = Cache Conscious Data Access

Martin Grund




Agenda

- **Key Question:** What is the memory hierarchy and how to exploit it?
- What to take home
 - How computer memory is organized.
 - What should be considered when working with main memory.
 - How future computer architectures potentially look like.




Frequency + Bandwidth






Frequency





Transistors



5



What does this mean?



What does this mean?


- Memory gets slower for the CPU
- Multiple memory channels, stalling latency
- Frequency is stalling, while # transistors increases
- Degree of parallelism increases



Back to Main Memory



Memory Access




^{*} Disk tests were carried out on a freshly booted machine (a Windows 2003 server with 64GB RAM and eight 15,000RPM SAS disks in RAID5 configuration) to eliminate the effect of operating-system disk caching. SSD test used a latest generation Intel high-performance SATA SSD.

A. Jacobs. The Pathologies of Big Data. Comm. of the ACM, 52(8), Aug. 2009




Plattner Institut Memory Hierarchy Memory Hasso Plattner Institut Memory Hasso Plattner Inst





Plattner Institut Memory Hierarchy





Hasso Plattner Institut Memory Hierarchy

Why not make larger caches?

- SRAM complicated structure, bigger, more expensive, very fast
- DRAM simpler structure, slower, constant refresh needed. But, can be read in parallel and exploited by applying sequential access patterns.

Organize memory in hierarchies where faster memories are used as caches for slower memory.



Cost of Memory Access

- Each memory access incurs a latency due to the organization of DRAM.
- The different caches try to hide this latency
 - Multi-level data caches
 - Instruction caches
 - Translation lookaside buffer (TLB) for virtual address translation
- Caches resemble features known from database systems (e.g. buffer pool) but are controlled by hardware.



Locality of Reference

- Caches exploit locality in programs
 - Spatial Locality related data is often spatially close
 - Temporal Locality programs tend to re-use data frequently



Writing I

- Processor caches are supposed to be inherent and should be completely transparent to user level code.
- Different write policies
 - Write-through direct write to memory
 - Write-back dirty flag per cache line, as soon as the cache line is evicted, data is written
 - Write Combining combine multiple write operations per cache line and write then
 - Uncacheable cache line is not stored in cache before write



Writing II

- For multi-processor systems cache coherency becomes increasingly complex
- MESI protocol (modified, exclusive, shared, invalid) - 4 states to implement write-back with concurrent read-only access
- With multiple threads, prefetching and write-back may saturate the bus very early



Cache Conscious

Cache Conscious - optimizing the program's performance by changing the organization and layout of its data with additional knowledge of the cache properties ("Cache-conscious structure definition", Chilimbi et al., ACM SIGPLAN 1999).

Cache Oblivious - optimizing the program's performance by changing the algorithms to adopt the underlying hardware properties without additional knowledge.



NUMA



NUMA

- NUMA Non Uniform Memory Access
- UMA Memory is connected using a single hub (Northbridge) to all computing resources, even on SMP machines.
- NUMA Each CPU has its own memory controller that directly connects to main memory. However, main memory is shared between all other computing resources




Plattner NUMA Architecture

- Each CPU has it's own memory controller
- All CPUs are interconnected using a special point-topoint protocol - for Intel its QPI, AMD uses HyperTransport
- Current Intel systems support 8 NUMA nodes without additional hardware for interconnection (8x8=64 core / 8x12=96 core)
- QPI / HyperTransport are built for extensibility and scaling
- However, adding a new node introduces additional latency penalty



Example: 4-way System





Latency / NUMA Nodes

	$2 \times 4c$	2 x 6c	4 x 8c	8 x 8c
NUMA Node	Xeon	Xeon	Xeon	Xeon
	5450	5650	7550	7550
Node 0	0	220	274	294
Node 1	_	364	316	482
Node 2	_	_	337	787
Node 3	_	_	385	682
Node 4	_	_	-	932
Node 5	_	_	-	847
Node 6	_	_	-	914
Node 7	-	-	-	919



NUMA Questions

- Is my application memory bound?
- Is it possible to observe QPI hotspots?
- Can the access patterns of the application be identified to allow for partitioning?
- How should the memory be partitioned across the application?



Plattner NUMA Awareness

- Per default, the operating system will allocate the memory randomly on all nodes to spread the possible latency penalty!
- Placing the memory on a single node may create additional bottlenecks in the core-to-core communication!



How to exploit the Memory Hierarchy?



Allocation && Loading

Memory allocation can be crucial to program performance and it is important to understand its implementation.

- Avoid cache line splits Padding
- Avoid memory page splits Alignment / Padding
- Heap contention multiple threads try to allocate from the same allocator with exclusive access

ftp://g.oswego.edu/pub/misc/malloc.c



NUMA-aware Allocation

 Instead of relying on the operating system for optimal memory partitioning it is possible to perform NUMA-aware memory allocation using libnuma

```
numa_alloc_onnode(size, region)
numa_run_on_node_mask(region_mask)
numa_free(ptr, size)
```

 In addition it's possible to specify more complex allocations (multiple nodes), read neighboring relationships, and move memory regions



Modify the data structure to match integer denominators of the size of a cache line.

```
#include <stdio.h>
typedef struct _bad
   unsigned first;
   unsigned b;
   unsigned c;
   char second;
} bad;
int main(int argc, char* argv)
{
   printf("%ld\n", sizeof(bad));
   return 0;
```

sizeof(bad) == ??



```
#include <stdio.h>
typedef struct _bad
   unsigned first;
   unsigned b;
   unsigned c;
   char second;
} bad;
int main(int argc, char* argv)
{
   printf("%ld\n", sizeof(bad));
   return 0;
```

```
sizeof(bad) == ??
3
```



```
#include <stdio.h>
typedef struct _bad
   unsigned first;
   unsigned b;
   unsigned c;
   char second;
} bad;
int main(int argc, char* argv)
{
   printf("%ld\n", sizeof(bad));
   return 0;
```

```
sizeof(bad) == ??
/
/
13
```



```
#include <stdio.h>
                                                   sizeof(bad) == ??
typedef struct _bad
   unsigned first;
   unsigned b;
                                                   13
   unsigned c;
   char second;
} bad;
                                     -fpack-struct= I
int main(int argc, char* argv)
{
   printf("%ld\n", sizeof(bad));
   return 0;
```



```
#include <stdio.h>

typedef struct _bad
{
    unsigned first;
    unsigned b;
    unsigned c;
    char second;
} bad;

int main(int argc, char* argv)
{
    printf("%ld\n", sizeof(bad));
    return 0;
}
```

```
sizeof(bad) == ??

13
16

-fpack-struct=1
-fpack-struct=4
```




Prefetching

Prefetching is used to asynchronously read co-located data (see Locality).

- Load adjacent cache line
- Pattern detection with stride based loading




No Prefetching



2 values per cache line




No Prefetching



2 values per cache line




Correct Prefetching






Correct Prefetching






Incorrect Prefetching





Incorrect Prefetching





Plattner Institut Virtualized Access

Virtualization of resources becomes more and more important even for main memory databases:

- System consolidation,
- Administrative consolidation,
- Better provisioning and better scaling.



Hasso Plattner Unstitut Virtualized Access

Description	Physical System	Virtualized System
LI Miss Latency	10	10
L1 Replace Time	12	12
L2 Miss Latency	197	196
L2 Replace Time	334	333
TLB Miss Latency	_	23



Hasso Plattner Virtualized Access

Description	Physical System	Virtualized System
LI Miss Latency	10	10
L1 Replace Time	12	12
L2 Miss Latency	197	196
L2 Replace Time	334	333
TLB Miss Latency	_	23



Plattner Institut Virtualized Access

Description	Physical System	Virtualized System
LI Miss Latency	10	10
L1 Replace Time	12	12
L2 Miss Latency	197	196
L2 Replace Time	334	333
TLB Miss Latency	-	23

First Conclusion:
Memory Access does
not incur a dedicated
access latency!

Memory page change requires **additional** handling and thus incurs latency!



Measure Performance

To **understand** the system's performance it is necessary to correctly **observe** its behavior.

- Identify relevant measures (CPU cycles, cache misses, resource stalls)
- Collect profiling data using sampling based or "real" counting
 - oprofile provides sample-based performance evaluation for time based profiling.
 - PAPI measure program performance based on hardware counters. Each CPU provides special registers to count profiling information based on special hardware events (CPU cycles, cache misses).



Measure Performance (PAPI Example)

```
#include <stdio.h>
#include <papi.h>
int main()
 // PAPI events can be identified by name or const value
  char* event = "PAPI_TOT_CYC";
  // Events and results are identified
 // as array
  int events[1];
  long long result[1];
  PAPI_library_init(PAPI_VER_CURRENT);
  PAPI_event_name_to_code((char *) papi, &events[0]);
  PAPI_start_counters(events, 1);
  long long sum = 0;
  // Do something intensive here
  for (unsigned i=0; i < 1000; ++i)
     sum += i;
  PAPI_stop_counters(result, 1)
  printf("%ld\n", result[0]);
  return 0;
}
```



Example

 "Making B+-Trees Cache Conscious in Main Memory" SIGMOD 2000, J. Rao and K. A. Ross




Cache Sensitive B+ Tree

- B+ Tree optimized search tree, typically used for indices, originally used to persist indexed data on disk!
- Cache Sensitive B+ Trees optimize cache performance by applying cache conscious techniques
 - Pointer elimination
 - Block structures




Hasso Plattner Institut Gruniversität Potsdam Tree Comparison




B+Tree



Tree Comparison Institut Institut







B+Tree

CSB+Tree



Tree Comparison







B+Tree

CSB+ Tree



Hasso Plattner Institut Comparison Grant Potsdam Tree Comparison







B+Tree

CSB+Tree



Tree Comparison





Segmented Structure with pointer traversal

B+Tree

CSB+ Tree



Conclusion

- Observe system's behavior
- Understand system's performance
- Apply applicable optimization techniques.



The Future



Many-Core

- From single-core to multi-core to many-core!
- Frequency ~ Power Consumption ~
 Moores Law [1]
- Underclocking a single core by 20 percent saves half the power while sacrificing just 13 percent of the performance.



Intel SCC

- Experimental research platform for new concepts to evaluate the evolution from multi-core to many-core.
- 48 pentium style cores arranged in a twodimensional array of 6 x 4 tiles with 2 cores each
- Each core has 16kB L1, and 256kB L2 cache private to the core
- All cores are connected to each other using an on-chip mesh network with 256 GB/s bisectional bandwidth




Intel SCC

- Real NUMA, measurable latency between memory access of cores
- Dynamic lookup tables each core has a dynamical mapping of main memory to its visible, no cache coherency
- Direct Message Passing new communication strategy for work partitioning and coherency protocols



The Angstrom Multi-Core Computing Project

- 1000 cores by 2014, the core is the logic gate of the 21st century
- Spatial Problem huge near-neighbor bandwidth, low long distance bandwidth. Limited per-core on-chip memories, off-chip memory bandwidth is a big issue. Energy is new constraint.





Conclusion and Motivation

- For optimal performance it is crucial to understand the system and observe its behavior.
- Main memory based applications need to exploit this:
 - Sequential reading
 - Block sizes of the different caches



Recommended Readings

- Latency lags bandwitdh http://portal.acm.org/citation.cfm?id=1022594.1022596
- Database architecture optimized for the new bottleneck: Memory access http://ece.ut.ac.ir/classpages/f84/advanceddatabase/paper/db_paper/boncz99database.pdf
- DSM vs. NSM: CPU performance tradeoffs in block-oriented query processing -http://portal.acm.org/citation.cfm?id=1457150.1457160
- Making B+-Trees Cache Conscious in Main Memory http://portal.acm.org/
 citation.cfm?id=335191.335449
- Breaking the memory wall in MonetDB http://portal.acm.org/beta/citation.cfm?
 id=1409360.1409380
- Generic database cost models for hierarchical memory systems http://portal.acm.org/beta/citation.cfm?
 id=1287369.1287387&coll=DL&dl=ACM&CFID=93162465&CFTOKEN=94738359
- PAPI Performance counter http://icl.cs.utk.edu/papi/index.html
- Memory system support for irregular applications http://www.springerlink.com/index/TQY3BCP1AEL3AQH6.pdf
- The pathologies of big data http://portal.acm.org/beta/citation.cfm? id=1536616.1536632&coll=DL&dl=ACM&CFID=93162465&CFTOKEN=94738359
- Intel Tera Scale Research http://techresearch.intel.com/articles/Tera-Scale/1421.htm