Hasso-Plattner-Institut25 Jahre HPI
Hasso-Plattner-Institut25 Jahre HPI
Login
 

Norman Kluge

Contact

Norman Kluge
Working group Basics of Systems Engineering
Office: A-E.10
Phone: +49 (0)331 / 5509 313
E-Mail: norman.kluge(at)hpi.de

Research topics

  • Formal Methods of Concurrent System Design
  • EDA (Electronic Design Automation) System Development for the Design of Asynchronous (i.e. Clockless) Circuits (CAD tools)

Teaching

  • Foundations of Digital Systems
  • Design and Implementation of Digital Circuits with VHDL
  • Foundations of Control Engineering

Publications

  • Florian Meinel, Norman Kluge, Ralf Wollowski: Improving Transistor Sizing for Asynchronous Circuits. Presented on Poster session of 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'18), May 2018.
    [pdf] [poster]
  • Norman Kluge, Ralf Wollowski: Data Path Optimisation and Delay Matching for Asynchronous Bundled-Data Balsa Circuits. In Proceedings of the 2017 International Conference on Computer-Aided Design (ICCAD'17), pages 408-415, November 2017.
    © 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
    [IEEEXplore] [pdf]
  • Norman Kluge, Ralf Wollowski: Optimising Bundled-Data Balsa Circuits. In Proceedings of the 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'16), pages 99-106, May 2016.
    © 2016 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
    [IEEEXplore] [pdf]
  • Norman Kluge, Ralf Wollowski, Cornelius Bock: ASGtools. Presented on Tools and Demos session of 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'16), May 2016.
    [pdf]
  • Norman Kluge, Ralf Wollowski: Completing the Resynthesis Flow for Balsa Circuits by Focusing on the Data Path - first Experiments. Presented on Fresh Ideas Workshop of 20th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'14), May 2014.
    [pdf]
  • Stanislavs Golubcovs, Walter Vogler, Norman Kluge: STG-Based Resynthesis for Balsa Circuits. In Augsburg Technical Report, Institute of Computer Science, University of Augsburg, November 2013
    [Uni Augsburg] [pdf]
  • Stanislavs Golubcovs, Walter Vogler, Norman Kluge: STG-Based Resynthesis for Balsa Circuits. In Proceedings of the 2013 13th International Conference on Application of Concurrency to System Design (ACSD'13), pages 140-149, July 2013.
    © 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
    [IEEEXplore] [pdf]